TI5/basic_mathematical_modules/basic_logical_modules/not_gate.dig
2024-12-09 00:14:14 +01:00

104 lines
No EOL
2.3 KiB
XML

<?xml version="1.0" encoding="utf-8"?>
<circuit>
<version>2</version>
<attributes/>
<visualElements>
<visualElement>
<elementName>Out</elementName>
<elementAttributes>
<entry>
<string>Label</string>
<string>O</string>
</entry>
</elementAttributes>
<pos x="420" y="220"/>
</visualElement>
<visualElement>
<elementName>FGPFET</elementName>
<elementAttributes>
<entry>
<string>Label</string>
<string>PMOS / PD</string>
</entry>
</elementAttributes>
<pos x="300" y="160"/>
</visualElement>
<visualElement>
<elementName>In</elementName>
<elementAttributes>
<entry>
<string>Label</string>
<string>I</string>
</entry>
</elementAttributes>
<pos x="180" y="220"/>
</visualElement>
<visualElement>
<elementName>Const</elementName>
<elementAttributes/>
<pos x="300" y="100"/>
</visualElement>
<visualElement>
<elementName>NFET</elementName>
<elementAttributes>
<entry>
<string>Label</string>
<string>NMOS / PU</string>
</entry>
</elementAttributes>
<pos x="300" y="240"/>
</visualElement>
<visualElement>
<elementName>Ground</elementName>
<elementAttributes/>
<pos x="320" y="340"/>
</visualElement>
</visualElements>
<wires>
<wire>
<p1 x="200" y="160"/>
<p2 x="300" y="160"/>
</wire>
<wire>
<p1 x="300" y="100"/>
<p2 x="320" y="100"/>
</wire>
<wire>
<p1 x="200" y="280"/>
<p2 x="300" y="280"/>
</wire>
<wire>
<p1 x="180" y="220"/>
<p2 x="200" y="220"/>
</wire>
<wire>
<p1 x="320" y="220"/>
<p2 x="420" y="220"/>
</wire>
<wire>
<p1 x="320" y="100"/>
<p2 x="320" y="160"/>
</wire>
<wire>
<p1 x="320" y="200"/>
<p2 x="320" y="220"/>
</wire>
<wire>
<p1 x="320" y="280"/>
<p2 x="320" y="340"/>
</wire>
<wire>
<p1 x="320" y="220"/>
<p2 x="320" y="240"/>
</wire>
<wire>
<p1 x="200" y="160"/>
<p2 x="200" y="220"/>
</wire>
<wire>
<p1 x="200" y="220"/>
<p2 x="200" y="280"/>
</wire>
</wires>
<measurementOrdering/>
</circuit>